

Fig. 1




Fig. 2






Fig. 3




PRIOR ART

Fig. 4

Master Clock, 10 MHz



System clock 1, 5 MHz



System clock 2, 5 MHz



MII clock, 5 MHz



Fig. 5




Fig. 6




Fig. 7




Fig. 8






Fig. 9




Fig. 10

